Welcome![Sign In][Sign Up]
Location:
Search - SDRAM CONTROL

Search list

[Other resourceVerilog&Vhdl混语言对SDRAM的控制源代码

Description: Verilog&Vhdl混语言对SDRAM的控制源代码,提供了很好的例子,顶层文件为sdrm.v!-VerilogVhdl mixed language SDRAM control of the source code, provided a good example of top-level documents sdrm.v!
Platform: | Size: 250084 | Author: 飞扬 | Hits:

[VHDL-FPGA-VerilogVerilog&Vhdl混语言对SDRAM的控制源代码

Description: Verilog&Vhdl混语言对SDRAM的控制源代码,提供了很好的例子,顶层文件为sdrm.v!-VerilogVhdl mixed language SDRAM control of the source code, provided a good example of top-level documents sdrm.v!
Platform: | Size: 249856 | Author: 飞扬 | Hits:

[VHDL-FPGA-Verilogmt48lc2m32b2

Description: SDRAM控制核,已经经过测试,完全可以稍加修改后应用-SDRAM control nuclear, has been tested, we can use a slightly modified
Platform: | Size: 9216 | Author: 洪戈 | Hits:

[VHDL-FPGA-VerilogSDRAM_C

Description: SDRAM控制核,已经经过测试,完全可以稍加修改后应用-SDRAM control nuclear, has been tested, we can use a slightly modified
Platform: | Size: 1024 | Author: 洪戈 | Hits:

[VHDL-FPGA-Verilogsdram_control

Description: 这是我从网上找到的用vhdl语言写的sdram控制器的代码。我的邮箱:wleechina@163.com-This is what I found online vhdl language used to write the sdram controller code. My mail : wleechina@163.com
Platform: | Size: 339968 | Author: 李伟 | Hits:

[File FormatdesignforvideobasedonSDRAM

Description: 在信息处理中,特别是实时视频图像处理中,通常都要对实现视频图像进行处理,而这首先必须设计大容量的存储器,同步动态随机存储器SDRAM虽然有价格低廉、容量大等优点,但因SDRAM的控制结构复杂,常用的方法是设计SDRAM通用控制器,这使得很多人不得不放弃使用SDRAM而使用价格昂贵的SRAM。为此,笔者在研究有关文献的基础上,根据具体情况提出一种独特的方法,实现了对SDRAM的控制,并通过利用FPGA控制数据存取的顺序来实现对数字视频图像的旋转,截取、平移等实时处理。-In information processing, especially real-time video image processing usually have to deal with video images, which must first be designed large-capacity memory, synchronous dynamic random access memory SDRAM Although there are low cost, large capacity, etc., but SDRAM control structure of the complex, commonly used method is to design generic SDRAM controller, which makes a lot of people had to abandon the use of SDRAM and the use of expensive SRAM. To this end, the authors examine the literature based on the specific situation in a unique way to realize the control of SDRAM, and control data through the use of FPGA to realize the order of access to digital video image rotation, interception, translation, such as real-time processing.
Platform: | Size: 137216 | Author: 赵明玺 | Hits:

[VHDL-FPGA-Verilogddr_ctrl

Description: verilog hdl coding DDR sdram control for fpga -verilog hdl coding DDR sdram control for fpga
Platform: | Size: 27648 | Author: 王郁 | Hits:

[VHDL-FPGA-Verilogsdram_ctrl.tar

Description: SDRAM控制IP核的VHDL语言源代码,需要的开发环境是QUARTUS II 6.0。-SDRAM control IP core VHDL language source code, the need for the development environment is QUARTUS II 6.0.
Platform: | Size: 88064 | Author: 周华茂 | Hits:

[VHDL-FPGA-VerilogH1wQqGvI

Description: 详细介绍了ALTERA器件的IP CORE以及如何使用SDR SDRAM CONTROL-Described in detail ALTERA device IP CORE and how to use SDR SDRAM CONTROL
Platform: | Size: 777216 | Author: 黄辉辉 | Hits:

[Program docFPGA

Description: SDRAM控制模块;图象采集系统说明性稳当;DSP图象采集系统。SDRAM作为存储器。-SDRAM control module image acquisition system illustrative trustworthy DSP image acquisition system. SDRAM as the memory.
Platform: | Size: 179200 | Author: yan | Hits:

[VHDL-FPGA-Verilogt26a_ibis

Description: ddr sdram 的控制代码,采用VHDL语言书写-ddr sdram control code, the use of VHDL language
Platform: | Size: 281600 | Author: zxb | Hits:

[VHDL-FPGA-VerilogIR_PEN

Description: infra pen controller, cmos sensor control and sdram control
Platform: | Size: 50176 | Author: byungchan | Hits:

[VHDL-FPGA-VerilogSDRAMHDL

Description: SDRAM基础性控制核 很有用的 VHDL状态机实现-SDRAM control of the nuclear basic useful VHDL state machine implementation
Platform: | Size: 12288 | Author: 王欢 | Hits:

[VHDL-FPGA-VerilogSDRAM

Description: 这个是一个基于FPGA的SDRAM控制器系统,实现对SDRAM的读写操作,用来实现时序的控制-This is an FPGA-based SDRAM controller system, the read and write operations to SDRAM to achieve the control of timing
Platform: | Size: 2171904 | Author: jyb | Hits:

[Othersdram_vhdl_lattice

Description: sdram的控制程序,程序分为控制端口模块、时钟模块、数据传输模块及刷新等模块-sdram control procedures, process control port is divided into modules, clock modules, data transfer module and refresh modules
Platform: | Size: 369664 | Author: 邢雷 | Hits:

[VHDL-FPGA-Verilogsdram-control-verilog

Description: SDRAM控制器源码,内含完整的控制器verilog源代码和测试代码,超值哈。-This readme file for the SDR SDRAM Controller includes information that was not incorporated into the SDR SDRAM Controller White Paper v1.1.
Platform: | Size: 991232 | Author: runxin | Hits:

[source in ebookSDRAM-control-principle

Description: 学习SDRAM控制原理的超好资料。看完马上就懂了-SDRAM control principle of super-learning good information. Read immediately understand the
Platform: | Size: 1025024 | Author: hq | Hits:

[VHDL-FPGA-VerilogSDRAM-control

Description: SDRAM控制器的Verilog源代码,主要用于SDR-SDRAM-SDRAM controller
Platform: | Size: 2824192 | Author: 金文超 | Hits:

[VHDL-FPGA-VerilogFPGA-SDRAM-control-code

Description: 该程序是FPGA控制DDR SRAM的控制源代码,使得SDRAM的控制变得简单。-This program is DDR SDRAM control code ,it makes the operation of SDRAM more easy.
Platform: | Size: 41984 | Author: didi | Hits:

[VHDL-FPGA-Verilogsdram

Description: sdram的控制程序,以及相关的testbench(sdram control module)
Platform: | Size: 128000 | Author: 大地2020 | Hits:
« 12 3 4 5 6 7 8 9 10 »

CodeBus www.codebus.net